

Notice of References Cited

Application/Control No.

10/007,904

Applicant(s)/Patent Under
Reexamination
FETTERMAN ET AL.

Examiner

Evan T. Pert

Art Unit

2829

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,930,587	07-1999	Ryan, Vivian W.	438/14
	B	US-5,900,735	05-1999	Yamamoto, Shigehisa	324/537
	C	US-5,872,018	02-1999	Lee, Daniel Hao-Tien	438/18
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Matsunaga et al., "Accurate, Non-Time-Intensive Evaluation of the Stress-Migration Endurance for Layered AI Interconnects", April 1994, Reliability Physics Symposium, 1994. 32 nd Annual Proceedings., IEEE International, pages 256-260.
	V	Hoang et al., "Wafer Level Reliability Assessment of Stress-Induced Voiding", June 1991, VLSI Multilevel Interconnection Conference, 1991, Proceedings. Eighth International IEEE, pages 387-389.
	W	Hinode et al., "Mechanism of Stress-Induced Migration", June 1988, VLSI Multilevel Interconnection Conference, 1988. Proceedings., Fifth International IEEE, pages 429-435.
	X	R.M. Warner (editor), Integrated Circuits Design Principles and Fabrication", 1965, McGraw-Hill Book Company, page 128.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.